Home  ›  Amd Hardware Accelerated Decoding Stream Limit

Amd Hardware Accelerated Decoding Stream Limit

Written By Wednesday, March 16, 2022 Add Comment Edit

AMD'due south dedicated video decoding ASIC

Unified Video Decoder (UVD), previously called Universal Video Decoder, is the name given to AMD'south defended video decoding ASIC. There are multiple versions implementing a multitude of video codecs, such as H.264 and VC-1.

UVD was introduced with the Radeon Hd 2000 Series and is integrated into some of AMDs GPUs and APUs. UVD occupies a considerable amount of the die surface[1] and is not to be confused with AMD's Video Coding Engine (VCE).

Overview [edit]

The UVD is based on an ATI Xilleon video processor, which is incorporated onto the same dice as the GPU and is part of the ATI Avivo Hard disk for hardware video decoding, along with the Advanced Video Processor (AVP). UVD, as stated by AMD, handles decoding of H.264/AVC, and VC-1 video codecs entirely in hardware.

The UVD technology is based on the Cadence Tensilica Xtensa[2] processor,[3] [four] [5] which was originally licensed by ATI Technologies Inc. in 2004.[6]

UVD/UVD+ [edit]

In early versions of UVD, video post-processing is passed to the pixel shaders and OpenCL kernels. MPEG-ii decoding is not performed within UVD, simply in the shader processors. The decoder meets the performance and contour requirements of Blu-ray and HD DVD, decoding H.264 bitstreams up to a bitrate of 40 Mbit/south. It has context-adaptive binary arithmetic coding (CABAC) back up for H.264/AVC.

Unlike video acceleration blocks in previous generation GPUs, which demanded considerable host-CPU involvement, UVD offloads the entire video-decoder process for VC-1 and H.264 except for video post-processing, which is offloaded to the shaders. MPEG-2 decode is also supported, merely the bitstream/entropy decode is not performed for MPEG-2 video in hardware.

Previously, neither ATI Radeon R520 series' ATI Avivo nor NVidia Geforce vii series' PureVideo assisted front end-end bitstream/entropy decompression in VC-i and H.264 - the host CPU performed this work.[vii] UVD handles VLC/CAVLC/CABAC, frequency transform, pixel prediction and inloop deblocking, but passes the post processing to the shaders.[8] Post-processing includes denoising, de-interlacing, and scaling/resizing. AMD has too stated that the UVD component being incorporated into the GPU core only occupies 4.seven mm² in area on 65 nm fabrication process node.

A variation on UVD, called UVD+, was introduced with the Radeon Hd 3000 series. UVD+ support HDCP for college resolution video streams.[ix] But UVD+ was also being marketed as simply UVD.

UVD 2 [edit]

The UVD saw a refresh with the release of the Radeon Hd 4000 serial products. The UVD 2 features full bitstream decoding of H.264/MPEG-4 AVC, VC-1, as well every bit iDCT level acceleration of MPEG2 video streams. Performance improvements allow dual video stream decoding and Film-in-Flick mode. This makes UVD2 total BD-Live compliant.

The UVD 2.2 features a re-designed local memory interface and enhances the compatibility with MPEG2/H.264/VC-1 videos. Notwithstanding, information technology was marketed nether the same allonym as "UVD 2 Enhanced" as the "special cadre-logic, available in RV770 and RV730 serial of GPUs, for hardware decoding of MPEG2, H.264 and VC-1 video with dual-stream decoding". The nature of UVD 2.2 being an incremental update to the UVD ii can exist accounted for this move.

UVD 3 [edit]

UVD three adds support for boosted hardware MPEG2 decoding (entropy decode), DivX and Xvid via MPEG-iv Role ii decoding (entropy decode, inverse transform, motion compensation) and Blu-ray 3D via MVC (entropy decode, inverse transform, motion compensation, in-loop deblocking).[10] [11] along with 120 Hz stereo 3D back up,[12] and is optimized to utilize less CPU processing ability. UVD 3 also adds back up for Blu-ray 3D stereoscopic displays.[ citation needed ]

UVD four [edit]

UVD 4 includes improved frame interpolation with H.264 decoder.[13] UVD 4.2 was introduced with the AMD Radeon Rx 200 series and Kaveri APU."X.ORG Radeon UVD (Unified Video Decoder) Hardware-UVD4.2: KAVERI, KABINI, MULLINS, BONAIRE, HAWAII". May 2016.

UVD 5 [edit]

UVD 5 was introduced with the AMD Radeon R9 285. New to UVD is full support for 4K H.264 video, up to level five.two (4Kp60).[14]

UVD six [edit]

The UVD vi.0 decoder and Video Coding Engine iii.ane encoder were reported to be first used in GPUs based on GCN 3, including Radeon R9 Fury series and "Carrizo"-APUs,[fifteen] [xvi] followed past AMD Radeon Rx 300 Series (Pirate Islands GPU family) and AMD Radeon Rx 400 Series (Arctic Islands GPU family).[17] The UVD version in "Fiji" and "Carrizo"-based graphics controller hardware is likewise announced to provide support for Loftier Efficiency Video Coding (HEVC, H.265) hardware video decoding, up to 4K, eight-bits color (H.265 version 1, main profile);[eighteen] [19] [xx] and in that location is support for the 10bit-colour HDR both H.265 and VP9 video codec in the AMD Radeon 400 series with UVD vi.3.[21] [22] [23]

UVD seven [edit]

The UVD seven.0 decoder and Video Coding Engine 4.0 encoder are included in the Vega-based GPUs.[24] [25] Just there is still no fixed function VP9 hardware decoding.[26]

UVD 7.2 [edit]

AMD's Vega20 GPU, nowadays in the Instinct Mi50, Instinct Mi60 and Radeon VII cards, include VCE iv.1 and two UVD 7.2 instances.[27] [28]

VCN 1 [edit]

Starting with the integrated graphics of the Raven Ridge APU (Ryzen 2200/2400G), the erstwhile UVD and VCE accept been replaced by the new "Video Core Side by side" (VCN). VCN i.0 adds total hardware decoding for the VP9 codec.[29]

Format support [edit]

[30] [29]

Unified Video Decoder and Video Core Next decoding/encoding support[xxx] [29]
Implementation H.262 (MPEG-2) MPEG-four VC-1/ WMV 9 H.264 (MPEG-4 AVC) H.265 (HEVC) VP9 AV1 JPEG Maximum resolution Color depth AMD Fluid Motility
Decoding Decoding Decoding Decoding Encoding Decoding Encoding Decoding Decoding Decoding Frame interpolation
UVD1.0 RV610, RV630, RV670, RV620, RV635 No No Yes Yeah No No No No No No 2K eight-bit No
UVD 2.0 RS780, RS880, RV770
UVD 2.2 RV710, RV730, RV740
UVD 2.3 Cedar, Redwood, Juniper, Cypress
UVD 3.0 Palm (Wrestler/Ontario), Sumo (Llano), Sumo2 (Llano) Aye Yes
UVD iii.1 Barts, Turks, Caicos, Cayman, Seymour
UVD three.2 Aruba (Trinity/Richland), Tahiti VCE[A]
UVD 4.0 Republic of cape verde, Pitcairn, Oland Yes
UVD iv.2 Kaveri, Kabini, Mullins, Bonaire, Hawaii
UVD five.0 Tonga 4K
UVD 6.0 Carrizo, Republic of the fiji islands Yeah Yes
UVD 6.two Stoney 10-bit
UVD 6.3 Polaris, VegaM Yes
UVD seven.0 Vega10, Vega12
UVD seven.two Vega20
VCNane.0 Raven, Picasso Yep Yes
VCN two.0 Navi10, Navi12, Navi14, Renoir, Cezanne 8K No
VCN two.5 Arcturus
VCN 3.0 Navi21, Navi22 Yes
Implementation Decoding Decoding Decoding Decoding Encoding Decoding Encoding Decoding Decoding Decoding Maximum resolution Color depth Frame interpolation
H.262 (MPEG-2) MPEG-4 VC-1/ WMV ix H.264 (MPEG-4 AVC) H.265 (HEVC) VP9 AV1 JPEG AMD Fluid Motility
  1. ^ MPEG-4 AVC encoding by separate Video Coding Engine

Availability [edit]

Near of the Radeon HD 2000 series video cards implement the UVD for hardware decoding of 1080p high definition contents.[31] However, the Radeon HD 2900 series video cards practise not include the UVD (though information technology is able to provide partial functionality through the use of its shaders), which was incorrectly stated to exist present on the product pages and packet boxes of the add-in partners' products before the launch of the Radeon HD 2900 XT,[ citation needed ] either stating the card equally featuring ATI Avivo Hard disk or explicitly UVD,[ citation needed ] which but the old statement of ATI Avivo HD is correct. The exclusion of UVD was also confirmed past AMD officials.[32]

UVD2 is implemented in the Radeon RV7x0 and R7x0 series GPUs. This also includes the RS7x0 series used for the AMD 700 chipset series IGP motherboards.

Feature overview [edit]

APUs [edit]

The following tabular array shows features of AMD's APUs (see also: List of AMD accelerated processing units).

Platform Loftier, standard and low ability Low and ultra-low power
Codename Server Basic Toronto
Micro Kyoto
Desktop Performance Renoir Cezanne
Mainstream Llano Trinity Richland Kaveri Kaveri Refresh (Godavari) Carrizo Bristol Ridge Raven Ridge Picasso
Entry
Bones Kabini
Mobile Functioning Renoir Cezanne
Mainstream Llano Trinity Richland Kaveri Carrizo Bristol Ridge Raven Ridge Picasso
Entry Dalí
Basic Desna, Ontario, Zacate Kabini, Temash Beema, Mullins Carrizo-Fifty Stoney Ridge
Embedded Trinity Baldheaded Eagle Merlin Falcon,
Dark-brown Falcon 		Not bad Horned Owl Grayness Militarist Ontario, Zacate Kabini Steppe Eagle, Crowned Eagle,
Sixty-Family unit 		Prairie Falcon Banded Kestrel
Released Aug 2011 October 2012 Jun 2013 Jan 2014 2015 Jun 2015 Jun 2016 October 2017 Jan 2019 Mar 2020 Jan 2021 Jan 2011 May 2013 Apr 2014 May 2015 Feb 2016 Apr 2019
CPU microarchitecture K10 Piledriver Steamroller Excavator "Excavator+"[33] Zen Zen+ Zen two Zen 3 Bobcat Jaguar Puma Puma+[34] "Excavator+" Zen
ISA x86-64 x86-64
Socket Desktop High-end N/A N/A
Mainstream North/A AM4
Entry FM1 FM2 FM2+[a] N/A
Basic Northward/A Northward/A AM1 Northward/A
Other FS1 FS1+, FP2 FP3 FP4 FP5 FP6 FT1 FT3 FT3b FP4 FP5
PCI Limited version ii.0 3.0 ii.0 three.0
Fab. (nm) GF 32SHP
(HKMG SOI) 		GF 28SHP
(HKMG bulk) 		GF 14LPP
(FinFET bulk) 		GF 12LP
(FinFET bulk) 		TSMC N7
(FinFET bulk) 		TSMC N40
(majority) 		TSMC N28
(HKMG bulk) 		GF 28SHP
(HKMG bulk) 		GF 14LPP
(FinFET bulk)
Die surface area (mm2) 228 246 245 245 250 210[35] 156 180 75 (+ 28 FCH) 107 ? 125 149
Min TDP (Due west) 35 17 12 x 4.five 4 3.95 x vi
Max APU TDP (West) 100 95 65 18 25
Max stock APU base clock (GHz) 3 iii.8 4.i 4.i 3.seven iii.8 3.vi iii.7 3.8 4.0 1.75 2.2 2 2.2 iii.ii 3.3
Max APUs per node[b] 1 1
Max CPU[c] cores per APU 4 viii 2 4 two
Max threads per CPU core i ii 1 2
i386, i486, i586, CMOV, NOPL, i686, PAE, NX flake, CMPXCHG16B, AMD-Five, RVI, ABM, and 64-fleck LAHF/SAHF Yes Yes
IOMMU[d] N/A Yes
BMI1, AES-NI, CLMUL, and F16C North/A Yes
MOVBE N/A Yes
AVIC, BMI2 and RDRAND North/A Yes
ADX, SHA, RDSEED, SMAP, SMEP, XSAVEC, XSAVES, XRSTORS, CLFLUSHOPT, and CLZERO Due north/A Yes North/A Yes
WBNOINVD, CLWB, RDPID, RDPRU, and MCOMMIT Due north/A Yes Due north/A
FPUs per core 1 0.5 1 1 0.5 i
Pipes per FPU 2 ii
FPU pipage width 128-bit 256-bit lxxx-scrap 128-fleck
CPU instruction set SIMD level SSE4a[e] AVX AVX2 SSSE3 AVX AVX2
3DNow! Yes Yes
FMA4, LWP, TBM, and XOP N/A Yes N/A North/A Yes N/A
FMA3 Yes Yes
L1 data cache per cadre (KiB) 64 16 32 32
L1 information enshroud associativity (means) 2 4 8 8
L1 instruction caches per core 1 0.5 1 1 0.5 1
Max APU full L1 instruction enshroud (KiB) 256 128 192 256 512 64 128 96 128
L1 education cache associativity (ways) 2 3 4 viii 16 2 three 4
L2 caches per cadre 1 0.v 1 1 0.5 1
Max APU full L2 cache (MiB) four ii iv 1 2 1
L2 enshroud associativity (ways) 16 8 16 eight
APU total L3 cache (MiB) N/A 4 8 16 N/A 4
APU L3 cache associativity (ways) xvi 16
L3 cache scheme Victim Northward/A Victim Victim
Max stock DRAM support DDR3-1866 DDR3-2133 DDR3-2133, DDR4-2400 DDR4-2400 DDR4-2933 DDR4-3200, LPDDR4-4266 DDR3L-1333 DDR3L-1600 DDR3L-1866 DDR3-1866, DDR4-2400 DDR4-2400
Max DRAM channels per APU 2 ane 2
Max stock DRAM bandwidth (GB/s) per APU 29.866 34.132 38.400 46.932 68.256 ? 10.666 12.800 14.933 19.200 38.400
GPU microarchitecture TeraScale 2 (VLIW5) TeraScale 3 (VLIW4) GCN 2nd gen GCN 3rd gen GCN 5th gen[36] TeraScale 2 (VLIW5) GCN 2nd gen GCN tertiary gen[36] GCN 5th gen
GPU instruction set TeraScale education set GCN pedagogy set TeraScale education gear up GCN educational activity gear up
Max stock GPU base of operations clock (MHz) 600 800 844 866 1108 1250 1400 2100 2100 538 600 ? 847 900 1200
Max stock GPU base GFLOPS[f] 480 614.4 648.i 886.seven 1134.5 1760 1971.ii 2150.iv ? 86 ? ? ? 345.six 460.eight
3D engine[g] Upwardly to 400:20:8 Up to 384:24:vi Upward to 512:32:viii Upwardly to 704:44:xvi[37] Up to 512:32:8 80:8:4 128:viii:iv Up to 192:?:? Up to 192:?:?
IOMMUv1 IOMMUv2 IOMMUv1 ? IOMMUv2
Video decoder UVD iii.0 UVD 4.2 UVD 6.0 VCN 1.0[38] VCN 2.1[39] VCN 2.2[39] UVD iii.0 UVD four.0 UVD 4.2 UVD 6.0 UVD 6.three VCN 1.0
Video encoder Northward/A VCE 1.0 VCE 2.0 VCE 3.one N/A VCE ii.0 VCE 3.1
AMD Fluid Motion No Yes No No Yes No
GPU power saving PowerPlay PowerTune PowerPlay PowerTune[40]
TrueAudio North/A Yes [41] N/A Yes
FreeSync i
two 		i
2
HDCP[h] ? 1.iv 1.4
ii.two		 ? 1.4 1.iv
ii.two
PlayReady[h] N/A 3.0 non yet N/A 3.0 not yet
Supported displays[i] 2–3 2–4 3 3 (desktop)
4 (mobile, embedded)		 4 2 3 iv
/drm/radeon [j] [43] [44] Yes Due north/A Yes N/A
/drm/amdgpu [j] [45] N/A Yes [46] Yes N/A Yes [46] Yes
  1. ^ For FM2+ Excavator models: A8-7680, A6-7480 & Athlon X4 845.
  2. ^ A PC would be ane node.
  3. ^ An APU combines a CPU and a GPU. Both take cores.
  4. ^ Requires firmware support.
  5. ^ No SSE4. No SSSE3.
  6. ^ Unmarried-precision performance is calculated from the base (or boost) core clock speed based on a FMA functioning.
  7. ^ Unified shaders : texture mapping units : render output units
  8. ^ a b To play protected video content, it also requires card, operating organisation, commuter, and application support. A uniform HDCP display is also needed for this. HDCP is mandatory for the output of certain audio formats, placing additional constraints on the multimedia setup.
  9. ^ To feed more than than ii displays, the additional panels must have native DisplayPort support.[42] Alternatively active DisplayPort-to-DVI/HDMI/VGA adapters tin be employed.
  10. ^ a b DRM (Direct Rendering Managing director) is a component of the Linux kernel. Back up in this table refers to the most current version.

GPUs [edit]

The following table shows features of AMD/ATI's GPUs (see as well: List of AMD graphics processing units).

Proper name of GPU serial Wonder Mach 3D Rage Rage Pro Rage 128 R100 R200 R300 R400 R500 R600 RV670 R700 Evergreen Northern
Islands 		Southern
Islands 		Sea
Islands 		Volcanic
Islands 		Arctic
Islands/Polaris 		Vega Navi 1X Navi 2X
Released 1986 1991 1996 1997 1998 April 2000 Aug 2001 Sep 2002 May 2004 Oct 2005 May 2007 Nov 2007 Jun 2008 Sep 2009 Oct 2010 Jan 2012 Sep 2013 Jun 2015 Jun 2016 Jun 2017 Jul 2019 Nov 2020
Marketing Proper noun Wonder Mach 3D Rage Rage Pro Rage 128 Radeon 7000 Radeon 8000 Radeon 9000 Radeon X700/X800 Radeon X1000 Radeon HD 2000 Radeon Hd 3000 Radeon HD 4000 Radeon HD 5000 Radeon HD 6000 Radeon Hd 7000 Radeon Rx 200 Radeon Rx 300 Radeon RX 400/500 Radeon RX Vega/Radeon Vii(7nm) Radeon RX 5000 Radeon RX 6000
AMD support Ended Current
Kind 2nd 3D
Instruction set Not publicly known TeraScale instruction set GCN instruction set RDNA pedagogy set
Microarchitecture TeraScale i TeraScale two (VLIW5) TeraScale 3 (VLIW4) GCN 1st gen GCN 2nd gen GCN third gen GCN fourth gen GCN 5th gen RDNA RDNA 2
Type Stock-still pipeline[a] Programmable pixel & vertex pipelines Unified shader model
Direct3D Northward/A 5.0 6.0 seven.0 8.1 ix.0
eleven (9_2) 		ix.0b
11 (9_2) 		nine.0c
11 (9_3) 		10.0
11 (10_0) 		10.1
eleven (10_1) 		eleven (11_0) xi (11_1)
12 (11_1) 		11 (12_0)
12 (12_0) 		11 (12_1)
12 (12_1) 		11 (12_1)
12 (12_2)
Shader model Northward/A 1.4 2.0+ two.0b 3.0 four.0 4.1 5.0 5.ane five.1
six.3 		6.4 half-dozen.5
OpenGL N/A one.i 1.2 1.3 2.1[b] [47] 3.3 4.5 (on Linux: iv.five (Mesa 3D 21.0))[48] [49] [50] [c] 4.6 (on Linux: iv.6 (Mesa 3D 20.0))
Vulkan North/A 1.0
(Win 7+ or Mesa 17+) 		1.2 (Adrenalin 20.one, Linux Mesa 3D 20.0)
OpenCL N/A Close to Metal 1.1 (no Mesa 3D support) 1.2 (on Linux: 1.i (no Prototype support) with Mesa 3D) 2.0 (Adrenalin commuter on Win7+)
(on Linux: ane.1 (no Prototype support) with Mesa 3D, 2.0 with AMD drivers or AMD ROCm) 		2.0 ii.one [51]
HSA / ROCm N/A Yes ?
Video decoding ASIC N/A Avivo/UVD UVD+ UVD 2 UVD 2.2 UVD iii UVD 4 UVD 4.2 UVD 5.0 or 6.0 UVD 6.3 UVD 7[24] [d] VCN 2.0[24] [d] VCN three.0[52]
Video encoding ASIC North/A VCE ane.0 VCE 2.0 VCE iii.0 or 3.1 VCE three.four VCE four.0[24] [d]
Fluid Motion ASIC[e] No Yes No
Power saving ? PowerPlay PowerTune PowerTune & ZeroCore Ability ?
TrueAudio N/A Via dedicated DSP Via shaders ?
FreeSync N/A i
2
HDCP[f] ? 1.iv 1.4
2.two 		1.4
2.2
2.3 		?
PlayReady[f] N/A three.0 No 3.0 ?
Supported displays[yard] 1–ii two 2–six ?
Max. resolution ? 2–half-dozen ×
2560×1600 		2–six ×
4096×2160 @ thirty Hz 		2–half-dozen ×
5120×2880 @ 60 Hz 		3 ×
7680×4320 @ lx Hz[53]
7680×4320 @ 60 Hz PowerColor
/drm/radeon [h] Yes N/A
/drm/amdgpu [h] N/A Experimental[54] Yes
  1. ^ The Radeon 100 Serial has programmable pixel shaders, but practise not fully comply with DirectX 8 or Pixel Shader 1.0. See article on R100's pixel shaders.
  2. ^ R300, R400 and R500 based cards do non fully comply with OpenGL 2+ as the hardware does not back up all types of non-ability of two (NPOT) textures.
  3. ^ OpenGL 4+ compliance requires supporting FP64 shaders and these are emulated on some TeraScale fries using 32-scrap hardware.
  4. ^ a b c The UVD and VCE were replaced by the Video Cadre Next (VCN) ASIC in the Raven Ridge APU implementation of Vega.
  5. ^ Video processing ASIC for video frame rate interpolation technique. In Windows it works every bit a DirectShow filter in your role player. In Linux, there is no back up on the part of drivers and / or community.
  6. ^ a b To play protected video content, information technology also requires card, operating system, driver, and awarding back up. A compatible HDCP display is also needed for this. HDCP is mandatory for the output of certain audio formats, placing additional constraints on the multimedia setup.
  7. ^ More than displays may be supported with native DisplayPort connections, or splitting the maximum resolution between multiple monitors with active converters.
  8. ^ a b DRM (Direct Rendering Manager) is a component of the Linux kernel. AMDgpu is the Linux kernel module. Back up in this table refers to the most current version.

Operating system support [edit]

The UVD SIP core needs to exist supported by the device driver, which provides ane or more interfaces such as VDPAU, VAAPI or DXVA. 1 of these interfaces is then used by stop-user software, for example VLC media player or GStreamer, to access the UVD hardware and make use of it.

AMD Catalyst, AMD'due south proprietary graphics device commuter that supports UVD, is available for Microsoft Windows and some Linux distributions. Additionally, a free device driver is available, which as well supports the UVD hardware.

Linux [edit]

Linux support for the UVD ASIC is provided past the Linux kernel device driver amdgpu.[55]

Support for UVD has been bachelor in AMD's proprietary driver Catalyst version eight.10 since Oct 2008 through Ten-Video Move Compensation (XvMC) or X-Video Bitstream Acceleration (XvBA).[56] [57] Since Apr 2013,[58] UVD is supported by the free and open-source "radeon" device commuter through Video Decode and Presentation API for Unix (VDPAU). An implementation of VDPAU is available as Gallium3D state tracker in Mesa 3D.

On 28 June 2014, Phoronix published some benchmarks on using Unified Video Decoder through the VDPAU interface running MPlayer on Ubuntu 14.04 with version 10.iii-testing of Mesa 3D.[59]

Windows [edit]

Microsoft Windows supported UVD since it was launched. UVD currently only supports DXVA (DirectX Video Acceleration) API specification for the Microsoft Windows and Xbox 360 platforms to allow video decoding to be hardware accelerated, thus the media thespian software as well has to support DXVA to exist able to utilize UVD hardware acceleration.

Others [edit]

Support for running custom FreeRTOS-based firmware on the Radeon Hard disk drive 2400's UVD core (based on an Xtensa CPU), interfaced with a STM32 ARM-based board via I2C, was attempted as of January 2012.[sixty]

Predecessors and Successor [edit]

Predecessors [edit]

The Video Shader and ATI Avivo are like technologies incorporated into previous ATI products.

Successor [edit]

The UVD was succeeded by AMD Video Core Next in the Raven Ridge series of APUs released in October 2017. The VCN combines both encode (VCE) and decode (UVD).[61]

See also [edit]

Hardware video hardware technologies [edit]

Nvidia [edit]

  • PureVideo - Nvidia
  • GeForce 256's Move Compensation
  • High-Definition Video Processor
  • Video Processing Engine
  • Nvidia NVENC
  • Nvidia NVDEC

AMD [edit]

  • Unified Video Decoder - AMD
  • Video Shader - ATI

Intel [edit]

  • Quick Sync Video - Intel
  • Clear Video - Intel

Qualcomm

  • Qualcomm Hexagon

Other

  • VDPAU – Video Decode and Presentation API for Unix, from NVIDIA
  • Video Acceleration API (VA API) – an culling video acceleration API to XvBA for Linux/UNIX operating-system that supports XvBA as a backend
  • Video Coding Engine – AMD'due south hardware decoder and encoder (codec transcoder), starting time introduced finish of 2011 with Radeon HD 7900.
  • 10-Video Bitstream Acceleration (XvBA) – AMD'south future hardware acceleration API for Linux/UNIX operating-arrangement.
  • Bit stream decoder (BSD)
  • Comparison of AMD graphics processing units
  • DirectX Video Acceleration (DxVA) – Microsoft's hardware acceleration API for Microsoft Windows based operating-arrangement.

Notes [edit]

References [edit]

  1. ^ "AMD A-Series APU block diagram". 2011-06-30. Retrieved 2015-01-22 .
  2. ^ "Linux operating system on Xtensa processors".
  3. ^ Cheung, Ken (2009-01-08). "Consumer Electronics Evidence Features Tensilica-enabled Products". EDA Geek. Archived from the original on 2014-04-26. Retrieved 2014-05-15 .
  4. ^ "Customer Profiles | Cadency IP". Ip.cadence.com. 2014-04-13. Retrieved 2014-05-fifteen .
  5. ^ "Tensilica News: First-class AMD ATI Video with Xtensa". tensilica.com. 2009-10-05. Retrieved 2014-05-xv .
  6. ^ "ATI Licenses Tensilica's Xtensa Configurable Processor". Business Wire. 2004-10-18. Retrieved 2014-05-fifteen .
  7. ^ "HardSpell review" (in Chinese). Archived from the original on September 27, 2007.
  8. ^ Smith, Ryan (Feb 24, 2010). "AMD's Radeon HD 5450: The Next Stride In HTPC Video Cards". AnandTech. AnandTech, Inc. p. iv. Retrieved April 7, 2010. Since deinterlacing and other AVIVO post-processing actions are done past the shader hardware, the limited shading capabilities of these cards meant that AMD couldn't offering the total suite of AVIVO abilities at once.
  9. ^ (in Chinese) PC-DVD discussion thread, retrieved August 23, 2008
  10. ^ White Newspaper | AMD Unified Video Decoder (UVD)
  11. ^ "Archived copy". Archived from the original on 2012-03-20. Retrieved 2013-09-01 . {{cite web}}: CS1 maint: archived copy as title (link) past Jansen Ng, 10/21/2010 DailyTech
  12. ^ "AMD A6-3650 Llano APU Review - Page 5". Hardwarecanucks.com. Retrieved 2014-04-17 .
  13. ^ Koen Crijns (14 January 2014). "AMD A10-7850K 'Kaveri' review: AMD's new APU". hardware.info.
  14. ^ Ryan Smith. "GCN 1.two – Image & Video Processing - AMD Radeon R9 285 Review: Feat. Sapphire R9 285 Dual-X OC". anandtech.com.
  15. ^ "Guide to HEVC_H.265 Encoding and Playback". TechSpot.
  16. ^ "Primal features of AMD'due south third iteration of GCN architecture revealed".
  17. ^ http://lists.freedesktop.org/archives/dri-devel/2015-June/084083.html [pull] amdgpu drm-next-four.ii
  18. ^ "Display Matters Virtual Super Resolution, Frame Charge per unit Targeting, and HEVC Decoding - The AMD Radeon R9 Fury X Review Aiming For the Top". Anandtech.
  19. ^ "AMD Radeon R9 Fury X im Examination: Eine ernsthafte Culling zu Nvidias Topmodellen".
  20. ^ Rick Merritt (2015-01-05). "AMD Describes Notebook Processor". EE Times. Retrieved 2015-01-10 .
  21. ^ AMD. "Radeon Software Crimson ReLive Edition 16.12.1 Release Notes". amd.com. amd.com. Retrieved 2016-12-29 .
  22. ^ "AMD Introduces New Professional Graphics Vision and Strategy, Empowering the "Art of the Impossible"". AMD.
  23. ^ "AMD Launches the Radeon Rebellion with the Radeon™ RX 480 Graphics Card, Available At present". AMD.
  24. ^ a b c d Killian, Zak (22 March 2017). "AMD publishes patches for Vega support on Linux". Tech Report. Retrieved 23 March 2017.
  25. ^ Larabel, Michael (20 March 2017). "AMD Sends Out 100 Patches, Enabling Vega Support In AMDGPU DRM". Phoronix. Retrieved 25 August 2017.
  26. ^ http://radeon.com/_downloads/vega-whitepaper-11.6.17.pdf[ bare URL PDF ]
  27. ^ Deucher, Alex (2018-05-xv). "[PATCH fifty/57] drm/amdgpu/vg20:Enable the second instance IRQ for uvd 7.2". Retrieved 2019-01-thirteen .
  28. ^ Deucher, Alex (2018-05-15). "[PATCH 42/57] drm/amd/include/vg20: adjust VCE_BASE to reuse vce 4.0 header files". Retrieved 2019-01-13 .
  29. ^ a b c "X.Org: Radeon Feature Matrix – Video Cadre Adjacent".
  30. ^ a b "X.Org: Radeon Characteristic Matrix – Unified Video Decoder".
  31. ^ HKEPC Hardware. "電腦領域 HKEPC Hardware - 全港 No.1 PC網站". hkepc.com. Archived from the original on 2007-03-12.
  32. ^ "DailyTech - Whoops, ATI Radeon HD 2900 XT Lacks UVD". dailytech.com. Archived from the original on 2013-12-24.
  33. ^ "AMD Announces the 7th Generation APU: Excavator mk2 in Bristol Ridge and Stoney Ridge for Notebooks". 31 May 2016. Retrieved 3 January 2020.
  34. ^ "AMD Mobile "Carrizo" Family of APUs Designed to Deliver Significant Leap in Operation, Energy Efficiency in 2015" (Press release). xx Nov 2014. Retrieved 16 February 2015.
  35. ^ "The Mobile CPU Comparison Guide Rev. thirteen.0 Folio 5 : AMD Mobile CPU Total List". TechARP.com. Retrieved 13 December 2017.
  36. ^ a b "AMD VEGA10 and VEGA11 GPUs spotted in OpenCL commuter". VideoCardz.com. Retrieved 6 June 2017.
  37. ^ Cutress, Ian (1 February 2018). "Zen Cores and Vega: Ryzen APUs for AM4 – AMD Tech Day at CES: 2018 Roadmap Revealed, with Ryzen APUs, Zen+ on 12nm, Vega on 7nm". Anandtech. Retrieved vii February 2018.
  38. ^ Larabel, Michael (17 Nov 2017). "Radeon VCN Encode Back up Lands in Mesa 17.4 Git". Phoronix. Retrieved 20 November 2017.
  39. ^ a b "AMD Ryzen 5000G 'Cezanne' APU Gets Outset High-Res Die Shots, 10.seven Billion Transistors In A 180mm2 Bundle". wccftech. Aug 12, 2021. Retrieved August 25, 2021. {{cite spider web}}: CS1 maint: url-status (link)
  40. ^ Tony Chen; Jason Greaves, "AMD's Graphics Core Adjacent (GCN) Compages" (PDF), AMD , retrieved xiii August 2016
  41. ^ "A technical wait at AMD's Kaveri architecture". Semi Authentic. Retrieved 6 July 2014.
  42. ^ "How practice I connect three or More Monitors to an AMD Radeon™ HD 5000, Hard disk drive 6000, and HD 7000 Series Graphics Menu?". AMD. Retrieved eight December 2014.
  43. ^ Airlie, David (26 November 2009). "DisplayPort supported by KMS driver mainlined into Linux kernel 2.6.33". Retrieved 16 January 2016.
  44. ^ "Radeon feature matrix". freedesktop.org . Retrieved 10 Jan 2016.
  45. ^ Deucher, Alexander (16 September 2015). "XDC2015: AMDGPU" (PDF) . Retrieved 16 January 2016.
  46. ^ a b Michel Dänzer (17 November 2016). "[ANNOUNCE] xf86-video-amdgpu 1.2.0". lists.x.org.
  47. ^ "NPOT Texture (OpenGL Wiki)". Khronos Group . Retrieved 2021-02-x .
  48. ^ "AMD Radeon Software Crimson Edition Beta". AMD . Retrieved 2018-04-xx .
  49. ^ "Mesamatrix". mesamatrix.net . Retrieved 2018-04-22 .
  50. ^ "RadeonFeature". X.Org Foundation . Retrieved 2018-04-20 .
  51. ^ "AMD Radeon RX 6800 XT Specs". TechPowerUp . Retrieved 1 January 2021.
  52. ^ Larabel, Michael (15 September 2020). "AMD Radeon Navi 2 / VCN 3.0 Supports AV1 Video Decoding". Phoronix. Retrieved one January 2021.
  53. ^ "Radeon'south next-generation Vega architecture" (PDF). Radeon Technologies Group (AMD). Archived from the original (PDF) on 2018-09-06. Retrieved 13 June 2017.
  54. ^ Larabel, Michael (7 December 2016). "The Best Features of the Linux 4.nine Kernel". Phoronix. Retrieved vii Dec 2016.
  55. ^ Michael Larabel (Oct viii, 2014). "The Slides Announcing The New "AMDGPU" Kernel Driver". Phoronix. Retrieved January 22, 2015.
  56. ^ "UVD Is Enabled For Linux In Catalyst 8.10". Phoronix. 2008-10-15. Retrieved 2015-01-22 .
  57. ^ "AMD's 10-Video Bitstream Acceleration". Phoronix. 2008-10-28. Retrieved 2015-01-22 .
  58. ^ "AMD Releases Open-Source UVD Video Back up". Phoronix. 2013-04-02. Retrieved 2015-01-22 .
  59. ^ "AMD Radeon VDPAU Video Performance With Gallium3D". Phoronix. 2014-06-28. Retrieved 2015-01-22 .
  60. ^ "Interfacing a PC graphics card (Radeon HD 2400) with a STM32 microcontroller". Edaboard.com. 2012-01-09. Retrieved 2014-04-27 .
  61. ^ Larabel, Michael (17 Nov 2017). "Radeon VCN Encode Back up Lands In Mesa 17.four Git". Phoronix. Retrieved twenty November 2017.

External links [edit]

  • ATI Avivo HD Engineering Brief, July 2008
  • AMD Video Technologies, October 2010
  • Presentation slides comparison between CPU decode, ATI Avivo HD and PureVideo Hd and Decode comparison of VC-i and H.264 video
  • AMD Media Codecs (an optional download)

0 Response to "Amd Hardware Accelerated Decoding Stream Limit"

Post a Comment

Subscribe to: Post Comments (Atom)

Iklan Atas Artikel

Iklan Tengah Artikel 1

Iklan Tengah Artikel 2

Iklan Bawah Artikel